Al-Waisi, Z. and Opoku Agyeman, M. (2017) An overview of on-chip cache coherence protocols. In: IEEE IntelliSys Conference 2017 Proceedings. London: IEEE. (Accepted)
- Texts
- Information
![[thumbnail of PaperConf.pdf]](https://nectar.northampton.ac.uk/style/images/fileicons/text.png "PaperConf.pdf")
Information
Abstract:
Cache coherence protocols play an important role in the performance of distributed and centralized shared-memory of a multiprocessor, and it they are required for maintaining data consistency in a chip-multiprocessor system (CMP). Thus, cache protocols play a major role in improving the performance of multiprocessor systems. Specifically, an efficient cache coherence protocol should ensure the updating of processor data, broadcasting valid data to all other processors and main memory to prevent the main memory or other processors from loading invalid values. To address this issue of efficiency in maintaining cache coherency, several contribution, such as using Invalidation-based protocols with a write through cache coherence, have been made over the past years. This paper presents an overview of emerging cache coherence protocols which aim at improving the performance of CMPs. Furthermore, an example of using an Invalidation-based protocol with a write through for solving cache’s coherency is provided.
Additional Information:
The 2017 Intelligent Systems Conference (IntelliSys) takes place in London on 07-08 September 2017
Uncontrolled Keywords:
Cache coherence, cache coherence protocols,
invalidation-based protocol, update-based protocol, MSI, MESI, Dragon, Firefly protocol
Subjects:
Creators:
Al-Waisi, Z. and Opoku Agyeman, M.
Publisher:
IEEE
Faculties, Divisions and Institutes:
Date:
15 January 2017
Date Type:
Acceptance
Title of Book:
IEEE IntelliSys Conference 2017 Proceedings
Place of Publication:
London
Event Type:
Conference
Language:
English
Status:
Accepted
Related URLs:
 |