Northampton Electronic Collection of Theses and Research

A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures

Ofori-Attah, E., Wang, X. and Opoku Agyeman, M. (2018) A Survey of System Level Power Management Schemes in the Dark-Silicon Era for Many-Core Architectures. EAI Endorsed Transactions on Industrial Networks and Intelligent Systems. 5(15), pp. 1-17. 2410-0218.

[A][B][+][-]
10526:30815
[thumbnail of Ofori_Attah_etal_EAL_2018_A_Survey_of_System_Level_Power_Management_Schemes_in_the_Dark_Silicon_Era_for_Many_Core_Architectures]
Ofori_Attah_etal_EAL_2018_A_Survey_of_System_Level_Power_Management_Schemes_in_the_Dark_Silicon_Era_for_Many_Core_Architectures
Ofori_Attah_etal_EAL_2018_A_Survey_of_System_Level_Power_Management_Schemes_in_the_Dark_Silicon_Era_for_Many_Core_Architectures.pdf - Published Version
Available under License Creative Commons Attribution.
Information
Abstract:
Power consumption in Complementary Metal Oxide Semiconductor (CMOS) technology has escalated to a point that only a fractional part of many-core chips can be powered-on at a time. Fortunately, this fraction can be increased at the expense of performance through the dark-silicon solution. However, with many-core integration set to be heading towards its thousands, power consumption and temperature increases per time, meaning the number of active nodes must be reduced drastically. Therefore, optimized techniques are demanded for continuous advancement in technology. Existing efforts try to overcome this challenge by activating nodes from different parts of the chip at the expense of communication latency. Other efforts on the other hand employ run-time power management techniques to manage the power performance of the cores trading-off performance for power. We found out that, for a significant amount of power to saved and high temperature to be avoided, focus should be on reducing the power consumption of all the on-chip components. Especially, the memory hierarchy and the interconnect. Power consumption can be minimized by, reducing the size of high leakage power dissipating elements, turning-off idle resources and integrating power saving materials.
Uncontrolled Keywords:
Dark-silicon, many-core, multi-core, NoC, low power NoC architectures, power budgeting
Creators:
Ofori-Attah, E., Wang, X. and Opoku Agyeman, M.
Faculties, Divisions and Institutes:
Faculties > Faculty of Arts, Science & Technology > Computing
Date:
19 September 2018
Date Type:
Publication
Page Range:
pp. 1-17
Journal or Publication Title:
EAI Endorsed Transactions on Industrial Networks and Intelligent Systems
Volume:
5
Number:
15
Number of Pages:
17
Language:
English
DOI:
10.4108/eai.19-9-2018.155569
ISSN:
2410-0218
Status:
Published / Disseminated
Refereed:
Yes
Related URLs:
Edit Item